

A 5G Doherty Power Amplifier Design Using Two-Section Impedance Transfer Networks

Fawwaz Hazzazi¹, Salah I. Yahya², Reza Ebrahim Pourian³, Ali Roshani⁴, Saeid MahdiAbadi⁵,
Saeed Roshani⁵, and Sobhan Roshani^{5†}

¹Department of Electrical Engineering, College of Engineering, Prince Sattam Bin Abdulaziz University, Al-Kharj, Saudi Arabia

²Department of Computer Technology Engineering, College of Technical Engineering, Al-Hadba University, Mosul, Iraq

³Department of Computer Engineering, Ker.C., Islamic Azad University, Kermanshah, Iran

⁴Department of Computer Engineering, Sharif University of Technology, Tehran, Iran

⁵Department of Electrical Engineering, Ker.C., Islamic Azad University, Kermanshah, Iran

Abstract—This paper introduces a simulation-based design study of a high-performance 2.6 GHz Doherty power amplifier (DPA) designed for 5G New Radio n7 and n38 frequency band applications. The proposed DPA incorporates a branch-line coupler, replacing conventional impedance inverter and impedance transformer networks. Furthermore, an innovative compact two-section impedance matching network is incorporated in the amplifier structure to reduce size and improve performance. This novel approach results in superior performance, particularly at high output power levels. A class-AB amplifier serves as the main stage, whereas a class-C amplifier functions as the auxiliary stage, ensuring efficient power utilization. Operating at 2.6 GHz, the proposed DPA demonstrates a drain efficiency of 45% and a maximum gain of 15 dB. In comparison with a typical DPA, the proposed design occupies 75% of the size, which shows a size reduction of 25%.

Index Terms—5G new radio applications, Branch-line coupler, Compact design, Doherty power amplifier, Matching networks, Power efficiency.

I. INTRODUCTION

The rapid increase in power consumption of wireless devices can be attributed to the escalating demand for higher data rates, alongside the growing number of wireless

communication users (Ahmed, et al., 2021, Lu, et al., 2025). To mitigate power losses, enhancing the efficiency of base stations is imperative. Improving the efficiency of power amplifiers (PAs) deployed in base stations yields substantial energy savings for RF transmitters (Xiao and Zhang, 2025). Various techniques have been explored to enhance the efficiency and linearity of PAs, including Doherty amplifiers (Doherty, 1936, Chen, et al., 2025), envelope tracking (ET) (Varma, et al., 2025, Bo, et al., 2025), and varactor-based dynamic load modulation (Nemati, et al., 2009, Turalchuk, Filipiuk and Iskakov, 2024). Among these methods, the Doherty PA (DPA) stands out due to its simple structure and configuration, offering several advantages. Furthermore, the DPAs provide higher output power, higher average efficiency, and wider modulated bandwidth, compared to similar PA structures (Camarchia, et al., 2015).

The concept behind the DPA involves modulating the output load of a main active device using the generated current of an auxiliary active device (Colantonio, et al., 2009, Giofre, et al., 2013). To facilitate active load modulation effectively, an impedance inverter network (IIN) is positioned between the main device and the output load. In addition, to match the standard output termination to the DPA, an impedance transforming network (ITN) is necessary (Colantonio, et al., 2009). Typically, both the impedance transformer network (ITN) and IIN in the standard DPA are implemented using a quarter-wave transmission line ($\lambda/4$ -TLine) (Nikandish, Staszewski and Zhu, 2020, Zhou, et al., 2020).

Recent studies have shown improvements in DPA performance by optimizing the output combiner (Liu and Wang, 2024, Hussein, et al., 2025), whereas others have focused on enhancing the amplifiers' output matching networks (Yang and Ke, 2025, Zhang, et al., 2024). Alternatively, in (Choi, 2023, Huang and Liu, 2024, Spagnolo,

ARO-The Scientific Journal of Koya University
Vol. XIV, No.2 (2026), Article ID: ARO.12810. 52 pages
DOI: 10.14500/aro.12810

Received: 31 December 2025; Accepted: 07 August 2026

Regular research paper; Published: 17 September 2026

†Corresponding author's e-mail: s.roshani@iau.ac.ir

Copyright © 2026 Fawwaz Hazzazi, Salah I. Yahya, Reza Ebrahim Pourian, Ali Roshani, Saeid MahdiAbadi, Saeed Roshani and Sobhan Roshani. This is an open access article distributed under the Creative Commons Attribution License (CC BY-NC-SA 4.0).



2025), techniques such as lumped reactive components and defected ground structure (DGS) have been employed for harmonic suppression in DPAs, albeit requiring an extra fabrication process, which is undesirable for low-cost, mass production environments. Recently, resonators have gained popularity in power dividers to suppress harmonics and reduce device size, suggesting their potential application in DPA design for similar purposes (Roshani, et al., 2023; MahdiAbadi, et al., 2024, Mezaal, Ghazi and Khaleel, 2025, Al-Majdi and Mezaal, 2023).

In the proposed paper, a simulation-based design study of DPA is presented, in which the conventional IIN and ITN are replaced by a branch-line coupler and the conventional matching network is replaced by two-section matching networks. The steps of the design process of the proposed DPA are illustrated in Fig. 1. As shown, in step 1, the DPA specifications such as operating frequency and output power are considered. In the second step, the design starts from the initial DPA structure. Then, in steps 3 and 4, the proposed coupler structure is extracted, and in steps 5 and 6, the two sections' input and output impedance transformers are designed. These steps are explained in detail in the next sections.

A. Research Gap and Novel Contributions

Despite the important progress reported in previous DPA designs, a clear challenge still remains. Many existing approaches improve efficiency, output combining, or harmonic control, but they often use conventional impedance matching networks or additional techniques that increase circuit complexity, occupied area, or fabrication effort. Therefore, there is still a need for a compact and practical DPA structure that can provide high efficiency and acceptable linearity without relying on extra fabrication steps or bulky matching sections. In this work, this gap is addressed using a branch-line coupler as the main combining structure together with a compact two-section matching network, aiming to simplify the architecture while reducing size and preserving strong RF performance.

Previous studies have provided important foundations for the design of DPAs and impedance matching networks.

(Giofre, et al., 2013) presented an important output combining approach for DPAs, in which the functions of the impedance inverting network and the impedance transformer network are integrated into a single output combining structure. This approach helps to obtain more practical transmission-line impedances and simplifies the output network, especially in high-power DPA designs. In addition, (Chen and Hamid, 1987) provided a theoretical method for designing two-section impedance transformers with arbitrary electrical lengths, which is useful for transforming complex impedances in microwave circuits.

The novelty of the proposed structure lies in the compact integration of two established design concepts within a 2.6 GHz DPA architecture. Specifically, the design employs a branch-line coupler to replace conventional impedance inverter and impedance transformer networks, together with a compact two-section impedance matching network for practical impedance transformation. Unlike (Chen and Hamid, 1987), which mainly provides the theoretical basis for two-section impedance transformers, and unlike (Giofre, et al., 2013), which focuses mainly on the Doherty output combining concept, the present work integrates these ideas into a compact simulation-based DPA design.

II. THEORETICAL ANALYSIS AND DESIGN EQUATIONS

Fig. 2 shows the block diagram of the proposed DPA amplifier, which explains the entire architecture. The proposed structures of the input branch-line coupler, input impedance transformer network, output impedance transformer network and output branch-line coupler are illustrated. The design equations of these blocks are extracted and explained in this section.

Fig. 3a illustrates the IIN and ITN for a standard DPA. In this configuration, the main and auxiliary amplifiers are connected via a quarter-wave transmission line. In the designed structure, the output coupler is applied instead of the IIN and ITN networks based on the proposed technique in (Giofre, et al., 2013). As shown in Fig. 3b, the coupler is composed of four quarter-wave ($\lambda/4$) transmission lines. The horizontal $\lambda/4$




Fig. 1. Design procedure of the proposed Doherty power amplifier, which is explained in six steps.




Fig. 2. Block diagram of the proposed Doherty power amplifier.




Fig. 3. (a) Conventional and (b) modified Doherty power amplifier combiner implementation.

transmission lines have equal impedance (Z_1), and the vertical $\lambda/4$ transmission lines have equal impedance (Z_2).

A. Power Combining Network

A power combiner is an influential component in the DPA's structure. A branch-line coupler is used in the proposed DPA as a power combiner network. Fig. 4 shows the structure of the branch-line coupler, consisting of four quarter-wave transmission lines.

The schematic diagrams of the even- and odd-mode for the branch-line coupler are shown in Fig. 5a and b, respectively.

To avoid any ambiguity, the symbols used in this section are defined here. Z_{ein} and Z_{oin} are the input impedances seen under even-mode and odd-mode operation, respectively. Z_{ein1} , Z_{ein2} , Z_{oin1} , and Z_{oin2} are the impedances appearing in the intermediate steps of the equivalent-circuit analysis. Z_{s2} and Z_{L2} are the target source impedance and load impedance at the impedance transformer network. The terms (Z_1, θ_1) and (Z_2, θ_2) indicate the impedances and electrical lengths of the transmission-line sections used in the design.

The admittance Y_{out} shown in Fig. 6 is obtained from (1) (Monzon, 2002).

$$Y_{\text{out}} = \frac{Z_i + jR \tan \theta_i}{RZ_i + jZ_i^2 \tan \theta_i} \quad (1)$$

According to Fig. 5a, under even mode excitation, $R = \infty$, so from (1), Y_e is expressed as follows:




Fig. 4. Schematic diagram of the coupler.

$$Y_e = \frac{jR \tan \theta_i}{RZ_i} = \frac{j \tan \theta_i}{Z_i} \quad (2)$$

Therefore, Z_e is equal to:

$$Z_e = -jZ_i \cot \theta_i \quad (3)$$

According to Fig. 5b under odd mode excitation, $R = 0$; hence, from (1), Y_o is expressed as follows:

$$Y_o = \frac{Z_i}{jZ_i^2 \tan \theta_i} = \frac{1}{jZ_i \tan \theta_i} \quad (4)$$




Fig. 5. Schematic diagram of the (a) even mode and (b) odd mode of the coupler.




Fig. 6. Output admittance.

Therefore, Z_o is equal to:

$$Z_o = -jZ_i \tan \theta_i \quad (5)$$

If θ_2 in Fig. 5 is equal to 90° , therefore the $\theta_2/2$ is equal to 45° , and according to the $\cot(45^\circ) = \tan(45^\circ) = 1$, from equations (3) and (5), Z_e and Z_o can be obtained.

$$Z_e = -jZ_i \quad (6)$$

$$Z_o = jZ_i \quad (7)$$

In the even mode, the combined load of Z_{ein1} in Fig. 7 is:

$$Z_{\text{ein1}} = -jZ_2 \parallel Z_0 = \frac{-jZ_2 Z_0}{Z_0 - jZ_2} \quad (8)$$

Equation (1) for $\theta_i = 90$ degrees can be expressed as below:

$$Y_{\text{in}} = \frac{Z_i + jR \tan \theta_i}{RZ_i + jZ_i^2 \tan \theta_i} \Big|_{\theta_i=90^\circ} = Y_{\text{in}} = \frac{R}{Z_i^2} \quad (9)$$

Therefore, the Z_{ein2} is obtained as:

$$Z_{\text{ein2}} = \frac{Z_1^2}{Z_{\text{ein1}}} \quad (10)$$

From (8) and (10):

$$Z_{\text{ein2}} = \frac{Z_1^2 (Z_0 - jZ_2)}{-jZ_2 Z_0} = \frac{j(Z_1^2 (Z_0 - jZ_2))}{(Z_2 Z_0)} \quad (11)$$

And the input impedance in the even-mode excitation is obtained:




Fig. 7. Even mode analysis of the combiner.

$$Z_{\text{ein}} = Z_{\text{ein2}} \parallel -jZ_2 \quad (12)$$

From (11) and (12), Z_{ein} is equal:

$$Z_{\text{ein}} = \frac{j \frac{Z_1^2 (Z_0 - jZ_2)}{Z_2 Z_0} \cdot (-jZ_2)}{j \frac{Z_1^2 (Z_0 - jZ_2)}{Z_2 Z_0} - jZ_2} \quad (13)$$

After some algebraic process, the equation (13) can be simplified as:

$$Z_{\text{ein}} = \frac{-Z_2 Z_1^2 (Z_2 + jZ_0)}{Z_0 (Z_1^2 - Z_2^2) - jZ_1^2 Z_2} \quad (14)$$

The odd-mode analysis of the combiner is obtained similarly.

In the odd mode, the combined load of Z_{oin1} in Fig. 8 is:

$$Z_{\text{oin1}} = +jZ_2 \parallel Z_0 = \frac{Z_2 Z_0}{Z_0 + jZ_2} \quad (15)$$

According to the quarter-wave length stub, the impedance of Z_{oin2} is obtained as follows:

$$Z_{\text{oin2}} = \frac{1}{Z_{\text{oin1}}} \quad (16)$$

From (15) and (16):

$$Z_{\text{oin}} = \frac{Z_1^2 (Z_0 + jZ_2)}{Z_2 Z_0} = - \frac{Z_1^2 (Z_0 - jZ_2)}{Z_2 Z_0} \quad (17)$$

and the input impedance in the odd- mode excitation is obtained:




Fig. 8. Odd mode analysis of the combiner.

$$Z_{oin} = Z_{oin2} \parallel jZ_2 \quad (18)$$

From (17) and (18), Z_{oin} can be obtained as follows:

$$Z_{oin} = \frac{j \frac{Z_1 (Z_0 - Z_2)}{Z_2 Z_0} \cdot (jZ_2)}{j \frac{Z_1 (Z_0 - Z_2)}{Z_2 Z_0} - j} \quad (19)$$

After some algebraic processing, equation (19) can be simplified as:

$$Z_{oin} = \frac{Z_2 Z_1 (Z_2 - jZ_0)}{Z_0 (Z_2^2 - Z_1^2) - Z_1^2 Z_2} \quad (20)$$

From (14) and (20), according to the reciprocal and lossless network and from (Monzon, 2002), one answer to the dimensions of the coupler is:

$$Z_2 = Z_0 \quad (21a)$$

$$Z_1 = (\sqrt{2}) \quad (21b)$$

In the proposed design, the RT/Duroid 5880 substrate is used, for which the quarter-wave transmission line ($\lambda/4$) is equal to 21 mm, $W_{c1} = 2.54$ mm, and $W_{c2} = 1.56$ mm; therefore, the layout of the applied coupler is obtained as shown in Fig. 9.

As shown in Fig. 9, the size of the designed coupler is 21 mm $\times$ 21 mm. The electromagnetic simulation (EM) results (S-parameters) of the coupler are shown in Fig. 10.

The load (R_M), which is seen by the main amplifier in Fig. 3b, can be derived as (Giofre, et al., 2013):

$$R_M = \frac{Z_1^2}{Z_0} \left(\frac{Z_2^2}{Z_1^2 - Z_2^2} \right)^2 + \frac{I_A}{I_M} \frac{Z_1^2}{Z_2} \left(\frac{Z_2^2}{Z_1^2 - Z_2^2} \right) \quad (22)$$

, where I_A and I_M are the fundamental currents of the auxiliary and the main amplifiers. In the proposed DPA, the main current (I_M) lags the auxiliary current (I_A) by 90° . When the auxiliary amplifier is turned off, the auxiliary current is zero ($I_A = 0$); then, according to (22), the R_M is described by (23) as below:

$$R_M = \frac{Z_1^2}{Z_0} \left(\frac{Z_2^2}{Z_1^2 - Z_2^2} \right)^2 \quad (23)$$




Fig. 9. Layout of the designed coupler.




Fig. 10. The electromagnetic simulation results of the coupler.

In a particular case, by assuming

$$\left(\frac{Z_1}{Z_2} \right)^2 = \left(1 - \frac{Z_2}{2Z_0} \right) \quad (24)$$

The condition of (25) is obtained from (22), which this condition is necessary to have a 6 dB output back off (O.B.O) in DPA.

$$R_M (I_A = 0) = 2R_M (I_A = I_M) \quad (25)$$

In the proposed design according to (21), $Z_0 = Z_2 = 50 \Omega$ and $Z_1 = (50/\sqrt{2}) \Omega$; therefore, the value of R_M is obtained from (26):

$$R_M = \left(100 - 50 \frac{I_A}{I_M} \right) \Omega \quad (26)$$

In the proposed design, when the auxiliary amplifier is off ($I_A = 0$), according to (26), the main device load is about 100 Ω .

B. Load/Source Pull Analysis

The proposed PA is based on the Freescale's LDMOS transistor MW6S004N. The load pull and source pull simulations for the PA are performed in (Hayati and Roshani, 2014), and optimized impedances at the 2.6 GHz frequency range are listed in Table I.

C. DC Analysis

The design parameter values are listed in Table I. With the 2.8 V DC gate voltage of the main and 1.8 V, DC gate voltage of the auxiliary, the main and the auxiliary amplifiers are implemented using Class-AB and Class-C topologies, respectively.

D. Impedance Transformer Network

In this paper, an unequal-section impedance transformer is used in order to match the desired complex impedances at the input and output of the PA structure. Fig. 11 shows the block diagram of the output/input matching network of the designed PA.

According to Fig. 11 and Table I, the input impedance transformer network must transfer 50 Ω to the 7.5–12j Ω , and the output impedance transformer network must transfer 100 Ω to the 12–14j Ω . The value of Z_{s2} could be defined as:

$$Z_{s2} = Z_{i2} \frac{Z_s + jZ_{i2}\tan(\theta_{i2})}{Z_{i2} + jR_s\tan(\theta_{i2})} \quad (27)$$

where Z_s is the complex conjugate value of optimum source impedance (7.5–12j Ω).

The input impedance Z_{in} could be defined as:

$$Z_{in} = Z_{i1} \frac{Z_{s2} + jZ_{i1}\tan(\theta_{i1})}{Z_{i1} + jZ_{s2}\tan(\theta_{i1})} \quad (28)$$

To have a match at the input port, the following equation is necessary:

$$Z_{in} = Z_0^* = R_0 - jX_0 \quad (29)$$

The equation (28) can be rewritten as follows:

$$Z_x = Z_{i1} \frac{R_0 - jX_0 - jZ_{i1}\tan(\theta_{i1})}{Z_{i1} - jR_0\tan(\theta_{i1})} \quad (30)$$

Equating (27) and (30) and combining $Z_s = R_s + jX_s$ resulted in:

$$Z_{i2} \frac{R_s + jX_s + jZ_{i2}\tan(\theta_{i2})}{Z_{i2} + j(R_s + jX_s)\tan(\theta_{i2})} = Z_{i1} \frac{R_0 - jZ_{i1}\tan(\theta_{i1})}{Z_{i1} - jR_0\tan(\theta_{i1})} \quad (31)$$

Separating the real and imaginary parts of (31) resulted in:

$$(R_s Z_{i1}^2 - R_0 Z_{i2}^2) \tan(\theta_{i1}) \tan(\theta_{i2}) = Z_{i1} Z_{i2} (R_s - R_0) + [Z_{i1} \tan(\theta_{i2}) + Z_{i2} \tan(\theta_{i1})] \times R_0 X_s \quad (32a)$$

$$R_0 R_s \times [Z_{i1} \tan(\theta_{i2}) + Z_{i2} \tan(\theta_{i1})] - Z_{i2} Z_{i1}^2 \tan(\theta_{i1}) - Z_{i1} Z_{i2}^2 \tan(\theta_{i2}) = Z_{i1} Z_{i2} (X_s - X_s Z_{i1}^2 \tan(\theta_{i1}) \tan(\theta_{i2})) \quad (32b)$$

Here, Z_{in} is equal to 50 Ω . Equations (32a) and (32b) are two equations with four unknown parameters (Z_{i1} , θ_{i1} , Z_{i2} , and θ_{i2}). The approach in (Chen and Hamid, 1987) for a dual-frequency impedance transformer for complex impedances with two unequal sections can be used to find these parameters. One solution for equation (32) with a small size (less than a quarter wavelength), at 2.6 GHz frequency is: $Z_{i1} = 39.9 \Omega$, $\theta_{i1} = 36^\circ$, $Z_{i2} = 12.5 \Omega$, $\theta_{i2} = 36.9^\circ$.

The schematic diagram of the two-section input impedance transformer network is depicted in Fig. 12a. As seen, the physical length of θ_{i1} is 8.32 mm, which equals 36° , and the physical width of Z_{i1} is 2.15 mm, which equals 39.9 Ω . The physical length of θ_{i2} is 8.4 mm, which equals 36.9° , and the physical width of Z_{i2} is 8.9 mm, which equals 12.5 Ω . The input impedance transformer network with analytically obtained values correctly transfers 50 Ω to the desired source impedance of the transistor at 2.6 GHz frequency, which is equal to 7.5–12j Ω . The validity of the results is confirmed by the ADS simulator, as shown in Fig. 12b. These parameters of the input impedance transformer network are obtained by the analytical method and confirmed with the ADS simulator.

According to Fig. 11 and Table I, the output impedance transformer network must transfer 100 Ω to 12–14j Ω . The value of Z_{L2} could be defined as:

$$Z_{L2} = Z_{o2} \frac{Z_L + jZ_{o2}\tan(\theta_{o2})}{Z_{o2} + jR_L\tan(\theta_{o2})} \quad (33)$$

TABLE I DESIGN PARAMETERS OF THE PROPOSED DOHERTY POWER AMPLIFIER	
Parameter	Value
DC bias current (Main)	60 mA
DC supply voltage	28 V
DC gate voltage of the main	2.8 V
DC gate voltage of the auxiliary	1.8 V
Optimum load impedance	12–14j Ω
Optimum source impedance	7.5–12i Ω




Fig. 11. Two-section impedance transformer network.




Fig. 12. The (a) two-section input impedance transformer network and (b) simulated results.




Fig. 13. The (a) two-section output impedance transformer network and (b) simulated results.

Where Z_L is the complex conjugate value of the optimum load impedance ($12-14j \Omega$). Therefore, the output impedance Z_{out} is:

$$Z_{out} = Z_{o1} \frac{Z_{L2} + jZ_{o1}\tan(\theta_{o1})}{Z_{o1} + jZ_{L2}\tan(\theta_{o1})} \quad (34)$$

In a similar way, solving equations (33) and (34) has no unique answers for the unknown parameters (Z_{o1} , θ_{o1} , Z_{o2} , and θ_{o2}). These parameters of the output impedance transformer network are obtained with similar analysis and confirmed with the ADS simulator. One solution for these equations with a small size (less than a quarter wavelength at 2.6 GHz frequency is: $Z_{o1}=52.9 \Omega$, $\theta_{o1}=36^\circ$, $Z_{o2}=26.9 \Omega$, $\theta_{o2}=43.8^\circ$.

The schematic diagram of the obtained output impedance transformer network is shown in Fig. 13a. As seen, the physical length of θ_{o1} is 8.42 mm, which equals 36° , and the physical width of Z_{o1} is 1.43 mm, which equals 52.9Ω . The physical length of θ_{o2} is 9.96 mm, which equals 43.8° , and the physical width of Z_{o2} is 3.62 mm, which equals 26.9Ω . This impedance transformer network correctly transfers 100Ω output impedance to the desired load impedance of the transistor at 2.6 GHz frequency, which is equal to $12-14j \Omega$, as shown in Fig. 13b.

The structure of the proposed DPA with two-section impedance transformer networks is shown in Fig. 14. The layout of the proposed DPA is designed based on the RT/Duroid 5880 substrate (relative permittivity of 2.2, thickness of 0.508 mm, and loss tangent of 0.0009). The size of the DPA is approximately $90.1 \text{ mm} \times 46 \text{ mm}$, equal to $1.02 \lambda \times 0.52 \lambda$. In addition, the layout of the typical DPA without a two-section network is shown in Fig. 14b, which indicates a larger size. In comparison with this typical DPA, the proposed design occupies 75% of the size, which shows a size reduction of 25%.

III. RESULTS AND DISCUSSION

To assess the functionality of the designed DPA under steady-state conditions, large-signal simulations were conducted. Both the main and auxiliary devices operate using a drain bias of $V_{DD} = 28 \text{ V}$ with 2.8 V gate voltage for the main amplifier and 1.8 V for the auxiliary amplifier. According to Fig. 15, the output power at the saturation point and P1dB compression point are calculated as 39.5 dBm and 38.5 dBm, respectively, which correspond to the input power levels of 29 dBm and 26.8 dBm. For the typical DPA, the 1 dB compression point corresponds to input and output power of 22.7 dBm and 34.7 dBm, respectively.

Fig. 16 shows the drain efficiency (DE) versus input power for the proposed DPA. The designed two-section network has increased the maximum efficiency from 38% to 45% in the proposed DPA. The maximum DE of 45% is obtained at the input power level of 29 dBm.

Fig. 17 shows the gain versus input power for the proposed DPA. An increment in the gain can be observed in the proposed DPA due to the applied two-section network. The maximum gain of 13.7 is obtained for the proposed DPA at the lower input power levels.

Fig. 18 presents the scattering parameters of the proposed Doherty amplifier near the operating bandwidth. The results confirm that the proposed DPA achieves good impedance matching at both input and output, along with high transmission efficiency, ensuring optimal performance within the operating frequency range of 2.6 GHz.

Fig. 19a and b show the DE and output power of the proposed Doherty amplifier versus frequency at two input levels of 29 dBm and 26.8 dBm, corresponding to the saturation point and 1 dB compression point. The results show that at the saturation point, the output power can reach




Fig. 14. Layout of the (a) proposed Doherty power amplifier with two-section impedance transformer networks and (b) typical Doherty power amplifier without two-section network.




Fig. 15. Output power (P_{out}) versus input power (P_{in}) for the proposed Doherty power amplifier (circuit simulation results).

39.5 dBm and the proposed DPA operates between 2.49 GHz and 2.67 GHz with DE of more than 30% and maximum efficiency of 45%. Furthermore, at the 1 dB compression point, the maximum DE and output power are 43.3% and 38.7 dBm. Moreover, in the operating bandwidth of 2.52 to 2.7 GHz, the DPA operates with more than 30% efficiency.

To verify the circuit-level simulations, the EM results at 2.6 GHz are provided, which closely align with the




Fig. 16. Drain efficiency versus input power (P_{in}) for the proposed Doherty power amplifier (circuit simulation results).

theoretical design and demonstrate consistent performance. The EM simulation results of the proposed DPA are shown in Figs. 20-22. According to the obtained EM simulation results, the output power at the 1 dB compression point is obtained equals to 37 dBm, corresponding to the input power level of 23.5 dBm. A 1.5 dB difference in the output power at the 1 dB compression point between circuit simulation (38.5 dB) and EM simulation (37 dB) is mainly due to the consideration of microstrip transmission line effects and coupler loss effects in the EM simulation model.

In addition, as shown in Figs. 21 and 22, the obtained DE reaches 45%, and the maximum gain of 15 dB is obtained for the proposed DPA.

In Fig. 23, EM simulation and circuit simulation results of the power added efficiency (PAE) parameter for the proposed




Fig. 17. Gain versus input power (P_{in}) of the proposed Doherty power amplifier (circuit simulation results).




Fig. 18. The scattering parameters of the proposed Doherty amplifier (circuit simulation results).

DPA are depicted. Maximum 41% and 43% PAE are obtained in the EM simulation and circuit simulation, respectively. There is good agreement between EM simulation and circuit simulation results, which this agreement verifies the validity of the proposed DPA design.

Fig. 24 illustrates the DE of the proposed DPA as a function of output power at various frequencies. The obtained results show that the DPA achieves a peak DE of 45% at the saturation point for the operating frequency of 2.6 GHz. Furthermore, the results show that at a frequency of 2.6 GHz, best performance is obtained in 3-dB backoff from saturated output power. According to Fig. 24, it can be seen that in the bandwidth of about 180 MHz around the center frequency of 2.6 GHz, the DE remains above 30%.

To evaluate the linearity performance of the proposed Doherty amplifier, the IMD3, IIP3, and OIP3 parameters are shown in Fig. 25. A two-tone test is used in the EM simulation. The center frequency is 2.6 GHz and the tone spacing is considered equal to 20 MHz. In this test, the input power is swept over a wide range from -50 dBm to 10 dBm. The results show that the proposed DPA has an IIP3 value of 30 dBm and an OIP3 value of 42 dBm. According to these results, the proposed DPA has obtained desirable linearity.

A performance comparison of the designed DPA with other related Doherty amplifiers is shown in Table II. According to this table, the proposed DPA demonstrated good performance at the operating frequency, showing desirable specifications, compared to the other reported works. The proposed DPA achieves a high gain of 15 dB at a frequency of 2.6 GHz, a DE of 45%, and an output P1dB of 38.5 dBm, demonstrating competitive performance compared to other designs. The use of a two-section impedance transformer network and




Fig. 19. Drain efficiency and output power of the proposed Doherty amplifier versus frequency. Simulated results at (a) saturation point with input power of 29 dB and (b) 1 dB compression point with input power of 26.8 dB (circuit simulation results).




Fig. 20. Electromagnetic simulation and circuit simulation results of output power (P_{out}) versus input power (P_{in}) for the proposed Doherty power amplifier.




Fig. 21. Electromagnetic simulation and circuit simulation results of drain efficiency versus input power (P_{in}) for the proposed Doherty power amplifier.




Fig. 22. Electromagnetic simulation and circuit simulation results of gain versus input power (P_{in}) for the proposed Doherty power amplifier.

a branch-line coupler allows for a compact layout size of $1.02 \lambda \times 0.52 \lambda$, smaller than other designs.

In comparison to other DPAs operating at similar frequencies, the proposed design strikes an excellent balance




Fig. 23. Electromagnetic simulation and circuit simulation results of power added efficiency parameter versus input power (P_{in}) for the proposed Doherty power amplifier.




Fig. 24. Drain efficiency of the proposed Doherty amplifier versus output power for different frequencies.

between linearity and compactness. For instance, while some works achieve a higher maximum PAE, they have larger sizes and different device technology.

The improved PAE and wider operating bandwidth of the proposed DPA are mainly attributed to the combined effect of the branch-line coupler and the two-section impedance transformer. In conventional Doherty structures, the matching network is usually optimized around a narrow frequency region, which limits the load modulation performance away from the center frequency. In the proposed design, the branch-line coupler helps reduce mismatch and reflection losses at the combining and matching interface, whereas the two-section impedance transformer provides a smoother impedance transition over the target band. As a result, the effective load impedance seen by the carrier and peaking paths remains closer to the optimum value not only at peak output power but also in the backoff region. This improved load modulation behavior explains the observed enhancement in PAE and bandwidth compared with conventional reference structures. Therefore, the performance improvement is not only numerical, but also physically consistent with

TABLE II
PERFORMANCE COMPARISON OF THE PROPOSED DPA WITH OTHER RELATED DOHERTY AMPLIFIERS

Ref.	f_0 (GHz)	Gain	PAE (%)	1dB Output	Size	Device	Substrate	Proposed Technique
(Chen, et al., 2011)	1.96	10 dB	50	38.5 dBm	Large-NR	MESFET CREE, CRF24010	NR	Dual-band T-shaped network; Coupled line network
(Kim, et al., 2010)	2.6	NR	NR	NR	Large-NR	GaN HEMT CREE CGH 40010	NR	Saturated amplifier
(Choi, Lim and Jeong, 2006)	2	10.5 dB	62	37 dBm	Large-NR	GaAs FET	$\epsilon_r=2.2$, $h=0.787$ mm	Defected ground structure
(Moon et al., 2010)	2.6	7.4 dB	68	46.2 dBm	Large-NR	GaN HEMT CREE CGH 40045	NR	Knee voltage effect
(Zhou, Zhou and Chan, et al., 2022)	2.6	8.2 dB	52	41.2	$0.89 \lambda \times 0.65 \lambda$	GaN HEMT CREE CGH 40010F	Rogers RO4003C, $h=0.813$ mm	Dual-mode impedance transformer
(Rubio, et al., 2017)	2.6	13 dB	43	41.3 dBm	$1.47 \lambda \times 1.76 \lambda$	GaN HEMT CREE CGH 40010F	Taconic $\epsilon_r=3.5$, $h=0.76$ mm	Bandwidth estimation
(Zhou, et al., 2019)	1.75	10 dB	60	41.8 dBm	$0.94 \lambda \times 1.25 \lambda$	GaN HEMT CREE CGH 40010F	Rogers 4003C ($\epsilon_r=3.38$, $h=0.813$ mm)	Harmonic injection network
(Li, et al., 2020)	3.17	9.1 dB	50	42 dBm	$1 \lambda \times 1.16 \lambda$	GaN HEMT CREE CGH 40010F	Rogers 5880 ($\epsilon_r=2.2$, $h=0.78$ mm)	Modified Load Modulation Network
(Choi, 2023)	25 MHz	33 dB	57	35.7 dBm	NR	LDMOS	NR	Ultrasound Instrumentations
(Li, et al., 2019)	2.2-4.8	11.7 dB	51	NR	NR	GaN HEMT CREE CGH40006s	Rogers 5880 ($\epsilon_r=2.2$, $h=0.78$ mm)	Reciprocal Gate Bias
(Xiao and Zhang, 2025)	3.5	14.4 dB	63	NR	NR	GaN HEMT CREE CGHV40030F	Rogers 4350B ($\epsilon_r=3.66$, $h=0.508$ mm)	Asymmetric design, Independent Debugging Paths
Typical design	2.6	13.1 dB	37	34.7 dBm	$1.35 \lambda \times 0.52 \lambda$	LDMOS MW6S004N	Rogers 5880 ($\epsilon_r=2.2$, $h=0.508$ mm)	Typical branch-line coupler
This work layout	2.6	15 dB	41	37 dBm	$1.02 \lambda \times 0.52 \lambda$	LDMOS MW6S004N	Rogers 5880 ($\epsilon_r=2.2$, $h=0.508$ mm)	Two-section impedance transformer network; Branch-line coupler

NR: Not reported, f_0 : Center Frequency, h : Substrate thickness, ϵ_r : Relative permittivity




Fig. 25. The third-order intermodulation electromagnetic simulation result for the proposed Doherty power amplifier.

the proposed broadband matching and load modulation mechanism.

IV. CONCLUSION

In this paper, a DPA design has been presented. Freescale LDMOS transistors are used for both the main amplifier

operating in Class-AB and the auxiliary amplifier operating in Class-C. In the proposed structure, a branch-line coupler is employed instead of the conventional output combiner, and a compact two-section impedance matching network is used to achieve proper impedance transformation. The proposed DPA operates at a center frequency of 2.6 GHz. The results show that the amplifier achieves a maximum gain of about 15 dB. The DE reaches 45% with an input power of 29 dBm. At the 1-dB compression point, the output power is about 38.5 dBm with an input power of 26.8 dBm. The reported results are based on ADS simulations and layout-level validation. The results show high efficiency, small size, and desirable linearity for the proposed amplifier. The obtained results confirm the proposed DPA's suitability for high-efficiency and high-linearity requirements in modern communication systems.

ACKNOWLEDGMENT

The authors extend their appreciation to the Deputyship for Research and Innovation, Ministry of Education in Saudi Arabia, for funding this research work through the project number (IF2/PSAU/2022/01/21241).

DATA AVAILABILITY STATEMENT

All the material used in the study is mentioned in the article.

CONFLICTS OF INTEREST

The authors declare no conflict of interest.

REFERENCES

- Ahmed, M., Hue, X., Szymanowski, M., Uscola, R., Staudinger, J., and Kitchen, J., 2021. 2.6-GHz integrated LDMOS doherty power amplifier for 5G basestation applications. *IEEE Microwave and Wireless Components Letters*, 31(7), pp.881-884.
- Al-Majdi, K., and Mezaal, Y.S., 2023. New miniature narrow band microstrip diplexer for recent wireless communications. *Electronics*, 12(3), p.716.
- Bo, C., Li, C., Hu, X., Zhai, X., Wei, K., Liu, X., and Luo, W., 2025. A monolithic d-mode GaN-based buck converter with novel resistor-capacitor-multiplexing dead-time adjustment structure for envelope-tracking power amplifier application. *IEEE Microwave and Wireless Technology Letters*, 35, pp.1065-1068.
- Camarchia, V., Pirola, M., Quaglia, R., Jee, S., Cho, Y., and Kim, B., 2015. The doherty power amplifier: Review of recent solutions and trends. *IEEE Transactions on Microwave Theory and Techniques*, 63(2), pp.559-571.
- Chen, G., and Hamid, M., 1987. Two-section impedance transformer with arbitrary length. *International Journal of Electronics*, 63(6), pp.911-920.
- Chen, W., Bassam, S.A., Li, X., Liu, Y., Rawat, K., Helaoui, M., Ghannouchi, F.M., and Feng, Z., 2011. Design and linearization of concurrent dual-band Doherty power amplifier with frequency-dependent power ranges. *IEEE Transactions on Microwave Theory and Techniques*, 59(10), pp.2537-2546.
- Chen, Y., Choi, W., Shin, J., Jeon, H., Bae, S., Bae, K., Song, J., Ju, Y., Oh, H., and Kang, H., 2025. Comprehensive analysis of coupled transmission lines for broadband high-efficiency doherty power amplifiers. *IEEE Transactions on Microwave Theory and Techniques*, 73, pp.4937-4953.
- Choi, H.J., Lim, J.S., and Jeong, Y.C., 2006. A new design of doherty amplifiers using defected ground structure. *IEEE Microwave and Wireless Components Letters*, 16(12), pp.687-689.
- Choi, H., 2023. A doherty power amplifier for ultrasound instrumentation. *Sensors (Basel)*, 23(5), p.2406.
- Colantonio, P., Giannini, F., Giofrè, R., and Piazzon, L., 2009. The AB-C doherty power amplifier. Part II: Validation. *International Journal of RF and Microwave Computer-Aided Engineering*, 19(3), pp.307-316.
- Doherty, W.H., 1936. A new high efficiency power amplifier for modulated waves. *Proceedings of the Institute of Radio Engineers*, 24(9), pp.1163-1182.
- Giofre, R., Colantonio, P., Giannini, F., and Piazzon, L., 2013. New output combiner for Doherty amplifiers. *IEEE Microwave and Wireless Components Letters*, 23(1), pp.31-33.
- Hayati, M., and Roshani, S., 2014. A novel miniaturized power amplifier with nth harmonic suppression. *AEU-International Journal of Electronics and Communications*, 68(10), pp. 1016-1021.
- Huang, W., and Liu, J., 2024. High-efficiency class-F power amplifier based on double spiral defected ground structure. *International Journal of Electronics*, 111(3), pp.485-498.
- Hussein, M.K., Nafee, A., Ahmed, M.G., Ragaai, H.F., and El-Nozahi, M., 2025. An 8-15 GHz doherty power amplifier with a compact quadrature-hybrid-based output combiner in 22 nm FD-SOI. *Electronics*, 14(23), pp.4603.
- Kim, J., Son, J., Moon, J., and Kim, B., 2010. A saturated Doherty power amplifier based on saturated amplifier. *IEEE Microwave and Wireless Components Letters*, 20(2), pp.109-111.
- Li, M., Pang, J., Li, Y., and Zhu, A., 2019. Ultra-wideband dual-mode Doherty power amplifier using reciprocal gate bias for 5G applications. *IEEE Transactions on Microwave Theory and Techniques*, 67(10), pp.4246-4259.
- Li, M., Pang, J., Li, Y., and Zhu, A., 2020. Bandwidth enhancement of Doherty power amplifier using modified load modulation network. *IEEE Transactions on Circuits and Systems I Regular Papers*, 67(6), pp.1824-1834.
- Liu, E., and Wang, H., 2024. 32.9 an ultra-compact 28GHz doherty power amplifier with an asymmetrically-coupled-transformer output combiner. In: *2024 IEEE International Solid-State Circuits Conference (ISSCC)*. IEEE, United States, pp.536-538.
- Lu, H., Zhang, M., Yang, L., Hou, B., Martinez, R.P., Mi, M., Du, J., Deng, L., Wu, M., Chowdhury, S., Ma, X., and Hao, Y., 2025. A review of GaN RF devices and power amplifiers for 5G communication applications. *Fundamental Research*, 5(1), pp.315-331.
- MahdiAbadi, S., Roshani, S., Parandin, F., and Roshani, S., 2024. Design of a miniaturized 90-degree quadrature hybrid coupler with harmonic suppression ability using π -shaped lumped elements. *Scientific Reports*, 14(1), pp.26489.
- Mezaal, Y.S., Ghazi, H.S., and Khaleel, M.H., 2025. Compact diplexer based on SIR feeders, T-shaped resonators, and UIR components for mobile wireless systems. *Journal of Electromagnetic Waves and Applications*, 39(3), pp.344-359.
- Monzon, C., 2002. Analytical derivation of a two-section impedance transformer for a frequency and its first harmonic. *IEEE Microwave and Wireless Components Letters*, 12(10), pp.381-382.
- Moon, J., Kim, J., Kim, J., Kim, I., and Kim, B., 2010. Efficiency enhancement of Doherty amplifier through mitigation of the knee voltage effect. *IEEE Transactions on Microwave Theory and Techniques*, 59(1), pp.143-152.
- Nemati, H.M., Fager, C., Gustavsson, U., Jos, R., and Zirath, H., 2009. Design of varactor-based tunable matching networks for dynamic load modulation of high power amplifiers. *IEEE Transactions on Microwave Theory and Techniques*, 57(5), pp.1110-1118.
- Nikandish, G., Staszewski, R.B., and Zhu, A., 2020. Breaking the bandwidth limit: A review of broadband Doherty power amplifier design for 5G. *IEEE Microwave Magazine*, 21(4), pp.57-75.
- Roshani, S., Yahya, S.I., Ghadi, Y.Y., Roshani, S., Parandin, F., and Yaghouti, B.D., 2023. Size reduction and harmonics suppression in microwave power dividers: A comprehensive review. *Aro-the Scientific Journal of Koya University*, 11(2), pp.122-136.
- Rubio, J.J.M., Camarchia, V., Pirola, M., and Quaglia, R., 2017. Design of an 87% fractional bandwidth Doherty power amplifier supported by a simplified bandwidth estimation method. *IEEE Transactions on Microwave Theory and Techniques*, 66(3), pp.1319-1327.
- Spagnolo, F., 2025. *GaAs MMIC Technology Evaluation and Doherty Power Amplifier Design*. Politecnico di Torino, Italy.
- Turalchuk, P., Filipiuk, I., and Iskakov, B., 2024. A dynamic load modulation power amplifier with ferroelectric-based tunable matching network. *Sensors*, 24(23), pp.7571.
- Varma, V.S., Tharun, K., Varun, T., Sagar, S., and Raja, I., 2025. A fast transitioning power supply modulator of stepped envelope tracking for 5G/6G millimeter-wave applications in 65nm CMOS. In: *2025 IEEE International Symposium on Circuits and Systems (ISCAS)*. IEEE, United States, p1-5.
- Xiao, M., and Zhang, W., 2025. A design and implementation of high-efficiency asymmetric doherty radio frequency power amplifier for 5G base station applications. *Electronics*, 14(8), p.1586.
- Yang, S., and Ke, Y., 2025. Design of symmetrical broadband doherty power amplifier based on improved output matching circuit. In: *2025 4th International Conference on Electronic Information Technology (EIT)*. IEEE, United States, pp.23-26.

Zhang, H., Xia, J., Ni, Z., Ge, X., Kong, W., Zhang, W., Yu, C., and Zhu, X.W., 2024. Design of Doherty power amplifier with power back-off extension based on harmonic tuning and output combining network optimization. *AEU-International Journal of Electronics and Communications*, 187, pp.155528.

Zhou, L.H., Zhou, X.Y., and Chan, W.S., 2022. A compact and broadband Doherty power amplifier without post-matching network. *IEEE Transactions on Circuits and Systems II: Express Briefs*, 70(3), pp.919-923.

Zhou, X.Y., Chan, W.S., Chen, S., and Feng, W.J., 2020. Broadband highly efficient Doherty power amplifiers. *IEEE Circuits and Systems Magazine*, 20(4), pp.47-64.

Zhou, X.Y., Chan, W.S., Zheng, S.Y., Feng, W., Liu, H.Y., Cheng, K.K.M., and Ho, D., 2019. A mixed topology for broadband high-efficiency doherty power amplifier. *IEEE Transactions on Microwave Theory and Techniques*, 67(3), pp.1050-1064.